Automatically pad write operations up to the alignment unit.
The padding value matches the existing contents of the NVM address being written to.