 |
Zephyr API 3.6.99
|
Loading...
Searching...
No Matches
Go to the documentation of this file.
6#ifndef ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32WB_CLOCK_H_
7#define ZEPHYR_INCLUDE_DT_BINDINGS_CLOCK_STM32WB_CLOCK_H_
12#define STM32_CLOCK_BUS_AHB1 0x048
13#define STM32_CLOCK_BUS_AHB2 0x04c
14#define STM32_CLOCK_BUS_AHB3 0x050
15#define STM32_CLOCK_BUS_APB1 0x058
16#define STM32_CLOCK_BUS_APB1_2 0x05c
17#define STM32_CLOCK_BUS_APB2 0x060
19#define STM32_PERIPH_BUS_MIN STM32_CLOCK_BUS_AHB1
20#define STM32_PERIPH_BUS_MAX STM32_CLOCK_BUS_APB2
29#define STM32_SRC_HSI (STM32_SRC_LSI + 1)
30#define STM32_SRC_HSI48 (STM32_SRC_HSI + 1)
31#define STM32_SRC_MSI (STM32_SRC_HSI48 + 1)
32#define STM32_SRC_HSE (STM32_SRC_MSI + 1)
34#define STM32_SRC_PCLK (STM32_SRC_HSE + 1)
35#define STM32_SRC_TIMPCLK1 (STM32_SRC_PCLK + 1)
36#define STM32_SRC_TIMPCLK2 (STM32_SRC_TIMPCLK1 + 1)
38#define STM32_SRC_PLL_P (STM32_SRC_TIMPCLK2 + 1)
39#define STM32_SRC_PLL_Q (STM32_SRC_PLL_P + 1)
40#define STM32_SRC_PLL_R (STM32_SRC_PLL_Q + 1)
54#define USART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 1, 0, CCIPR_REG)
55#define LPUART1_SEL(val) STM32_DT_CLOCK_SELECT((val), 11, 10, CCIPR_REG)
56#define I2C1_SEL(val) STM32_DT_CLOCK_SELECT((val), 13, 12, CCIPR_REG)
57#define I2C3_SEL(val) STM32_DT_CLOCK_SELECT((val), 17, 16, CCIPR_REG)
58#define LPTIM1_SEL(val) STM32_DT_CLOCK_SELECT((val), 19, 18, CCIPR_REG)
59#define LPTIM2_SEL(val) STM32_DT_CLOCK_SELECT((val), 21, 20, CCIPR_REG)
60#define SAI1_SEL(val) STM32_DT_CLOCK_SELECT((val), 23, 22, CCIPR_REG)
61#define CLK48_SEL(val) STM32_DT_CLOCK_SELECT((val), 27, 26, CCIPR_REG)
62#define ADC_SEL(val) STM32_DT_CLOCK_SELECT((val), 29, 28, CCIPR_REG)
63#define RNG_SEL(val) STM32_DT_CLOCK_SELECT((val), 31, 30, CCIPR_REG)
65#define RTC_SEL(val) STM32_DT_CLOCK_SELECT((val), 9, 8, BDCR_REG)
67#define RFWKP_SEL(val) STM32_DT_CLOCK_SELECT((val), 15, 14, CSR_REG)