QSPI_CORE_CORE_SR_RFF_FULL

#define QSPI_CORE_CORE_SR_RFF_FULL   (0x1UL)

Receive FIFO is full