QSPI_CORE_CORE_ISR_SPITES_ACTIVE

#define QSPI_CORE_CORE_ISR_SPITES_ACTIVE    (0x1UL)

sqspispite_intr interrupt is active after masking