QSPI_CORE_CORE_CTRLR0_SCPH_MIDDLEBIT

#define QSPI_CORE_CORE_CTRLR0_SCPH_MIDDLEBIT    (0x0UL)

Serial clock toggles in middle of first bit