QSPI_CORE_CORE_RISR_RXUIR_ACTIVE

#define QSPI_CORE_CORE_RISR_RXUIR_ACTIVE    (0x1UL)

sqspirxu_intr interrupt is active prior to masking