QSPI_CORE_CORE_ISR_TXOIS_ACTIVE

#define QSPI_CORE_CORE_ISR_TXOIS_ACTIVE    (0x1UL)

sqspitxo_intr interrupt is active after masking