QSPI_CORE_CORE_ISR_MSTIS_ACTIVE

#define QSPI_CORE_CORE_ISR_MSTIS_ACTIVE    (0x1UL)

sqspimst_intr interrupt is active after masking