QSPI_CORE_CORE_IMR_SPITEM_MASKED

#define QSPI_CORE_CORE_IMR_SPITEM_MASKED    (0x0UL)

sqspispite_intr interrupt is masked