QSPI_CORE_CORE_IMR_RXOIM_UNMASKED

#define QSPI_CORE_CORE_IMR_RXOIM_UNMASKED    (0x1UL)

sqspirxo_intr interrupt is not masked