QSPI_CORE_CORE_IMR_MSTIM_MASKED

#define QSPI_CORE_CORE_IMR_MSTIM_MASKED    (0x0UL)

sqspimst_intr interrupt is masked