QSPI_CORE_CORE_IMR_XRXOIM_MASKED

#define QSPI_CORE_CORE_IMR_XRXOIM_MASKED    (0x0UL)

sqspixrxo_intr interrupt is masked