QSPI_CORE_CORE_IMR_RXUIM_MASKED

#define QSPI_CORE_CORE_IMR_RXUIM_MASKED    (0x0UL)

sqspirxu_intr interrupt is masked