QSPI_CORE_CORE_IMR_RXUIM_UNMASKED

#define QSPI_CORE_CORE_IMR_RXUIM_UNMASKED    (0x1UL)

sqspirxu_intr interrupt is not masked