QSPI_CORE_CORE_RISR_TXUIR_ACTIVE

#define QSPI_CORE_CORE_RISR_TXUIR_ACTIVE    (0x1UL)

sqspitxu_intr interrupt is active prior to masking