QSPI_CORE_CORE_ISR_RXUIS_INACTIVE

#define QSPI_CORE_CORE_ISR_RXUIS_INACTIVE    (0x0UL)

sqspirxu_intr interrupt is not active after masking