QSPI_CORE_CORE_IMR_TXOIM_UNMASKED

#define QSPI_CORE_CORE_IMR_TXOIM_UNMASKED    (0x1UL)

sqspitxo_intr interrupt is not masked